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Abstract.—The Asymmetrical Half-Bridge converter 
(AHBC) has many advantages over other PWM converters. 
The possibility of soft switching in primary switches and 
reduced switching losses in the secondary ones implies that the 
AHBC is a suitable topology for many high-performance 
applications. Besides, the lack of dead times, except those 
needed for achieving soft switching, is a very interesting 
feature to implement self-driven synchronous rectification. 
Moreover, the small size of its output filter is also a remarkable 
advantage in some fields (e.g., LED lighting). On the other 
hand, it also has some disadvantages. One of them is the short 
range of the duty cycle (lower than 0.5) and the other one is the 
difficult regulation due to a complex transfer function. The 
Two-Transformer AHBC (TTAHBC) solves the first problem 
as it enlarges the duty cycle range making its top limit higher 
than 0.5. Nevertheless, the regulation of this converter is still 
very complex and, besides, the transfer functions of the 
standard AHBC are not valid for the TTAHBC. As a 
consequence, the small- and large-signal models have yet to be 
studied. In this paper, the complete small-signal and large-
signal analysis of the TTAHBC operating in Continuous 
Conduction Mode is provided. The large-signal and small-
signal models are developed taking into account the main 
parasitic components that affect the transient response of this 
converter. The validation of the resulting model is carried out 
by means of both, simulation and experimental results. The 
prototype is a 60-W TTAHBC designed for an input voltage of 
400 V and an output voltage of 48 V. 
Keywords: Asymmetrical Half Bridge, Half Bridge with 
Complementary Control, Small signal, large signal. 
I. INTRODUCTION 
Due to its many advantages, the use of the 
Asymmetrical Half Bridge (AHBC) [1], [2] has expanded 
over many fields of application, such as lighting [3], [4], PC 
power supplies [5], Power Factor Correction [6], [7], 
telecommunication and computer server applications [8], [9] 
and, in general, low-to-medium power applications [10]. 
One of its advantages is that the voltage withstood by the 
primary switches is limited to the input voltage. Besides, 
Zero Voltage Switching (ZVS) [11]-[15] can be achieved in 
these switches thanks to the energy stored in the leakage 
inductance of the transformer and to the right selection of 
short dead times, strongly reducing switching losses [16]-
[18]. Moreover, the achievement of ZVS and a deep analysis 
of the switching process [19]-[21] also reduce the voltage 
and current spikes in the rectifier diodes (boosting efficiency 
as well). The output filter of the AHBC, for applications 
with a narrow output voltage range, can be very small, 
reducing cost and size and allowing the development of 
topologies without electrolytic capacitor, something very 
important in, for instance, long-lifespam lighting 
applications [3], [22]-[23]. Besides, the aforementioned 
dead times used in the driving signals are very short and, as 
a consequence, energy is transferred from input to output 
almost all the time, boosting the power-size ratio [24]. 
Finally, the AHBC is a perfect candidate for Self-Driven 
(SD) Synchronous Rectification (SR) technique [25] in low-
output-voltage applications, boosting efficiency while the 
driver of the secondary MOSFETs can be strongly 
simplified [11], [26]-[28]. 
It should be mentioned that, due to its many 
advantages, some topologies derived from the AHBC have 
been also presented in literature: the AHBC based on the 
flyback topology [8], [28], the resonant AHBC [13], [29], 
the AHBC with tapped inductor [10], the AHBC with 
unbalanced turns ratios in the transformer [30], the two-
transformer forward-flyback converter [9], or the Two-
Transformer AHBC (TTAHBC) [31]-[32]. Each of them has 
some advantages and disadvantages in comparison to the 
standard AHBC (lower number of components, extended 
duty cycle range, low-profile magnetics, etc.). 
Obviously, the AHBC also has some disadvantages. 
First of all, the maximum duty cycle is 0.5. Therefore, if a 
wide output voltage and/or input voltage range is desired, 
the limitation in the maximum duty cycle implies that the 
converter will have to work with low duty cycles under 
certain conditions, with the associate problems of current 
ripple, losses, etc. Another problem is that it is a converter 
difficult to control [33]-[38]. The transfer function between 
the output voltage and the control variable is strongly 
conditioned by the resonance of the magnetizing inductance 
with the input capacitors [34]. This resonance adds 
complexity to the task of designing a stable controller [37], 
[38] and makes virtually impossible to achieve high 
bandwidths. Therefore, the AHBC is normally relegated to 
applications with relaxed requirements regarding time 
response. 
Regarding the stability problems and the design of the 
closed-loop controllers, [35]-[38] present the small-signal 
analysis of the standard AHBC while [33] presents the same 
analysis but when a voltage doubler is used. Moreover, [34] 
explains the advantages of including a feedforward loop in 
the standard AHBC. These small-signal models allow the 
designers to adjust the phase margin of the AHBC in close 
loop without instability risks (even though the controller still 
cannot be very fast). References [39]-[41] present the large-
signal and small-signal models of the current-mode control 
of the standard AHBC while [30] presents the same model 
but with unbalanced turns ratios in the transformer. 
Although bandwidth can be boosted, the inner loop may lead 
to fast variations of the duty cycle and, as a consequence, to 
large and uncontrolled currents through primary MOSFETs 
due to energy exchange between the input capacitors. 
The problem with the maximum duty cycle can be 
solved by using a Two-Transformer AHBC (TTAHBC) in 
series-series connection as explained in [31] and [42]-[44], 
which is different from other configurations, such as series-
parallel [45], parallel-parallel [46] or parallel-series [8] 
connections. In the TTAHBC with series-series connection, 
the proper selection of the turns ratios of each transformer 
allows the maximum duty cycle to be higher than 0.5 (this 
will be fully explained later in this paper). Nevertheless, 
adding the second transformer invalidates the equations 
obtained in [33]-[38] for the standard-AHBC small-signal 
analysis. Hence, obtaining the transfer functions that relates 
the output voltage with the control variable (duty cycle) and 
with the input voltage (audiosusceptibility) have yet to be 
studied in the TTAHBC. In this paper, the small-signal and 
large-signal models of this converter are presented and 
deeply analysed. The results show that the TTAHBC model 
is completely different and more complex than the model of 
the standard AHBC due to the interaction of both 
transformers. 
This paper is organized as follows. A brief description 
of the TTAHBC is presented in section II in order to provide 
some background to the next sections. The small-signal 
analysis is explained in section III. This section also 
includes some useful hints in order to simplify the resulting 
quartic equations in the denominator of the transfer 
functions. Besides, the large-signal and small-signal 
equivalent circuits are presented in section 0 in order to ease 
the addition of parasitic components to the analysis. 
Although it is not the main purpose of the paper, a brief 
guideline for the design of the closed-loop controller is 
presented in section V, focusing on the influence of system 
parameters in stability. Finally, the experimental results will 
be provided in section VI in order to validate the theoretical 
models and calculations and all the conclusion will be 
gathered in section VII. 
II. SHORT DESCRIPTION OF THE TTAHBC. STEADY-STATE 
ANALYSIS 
It is not the purpose of this paper to explain the full 
static analysis of the TTAHBC as it is already done in [31], 
[42]-[44]. Only a brief description of its principle of 
operation and its main features will be provided in order to 
give support to the small-signal analysis. 
The schematic of the TTAHBC is shown in Fig. 1. As 
can be seen, the driving signals of both MOSFETs are 
complementary (i.e., asymmetrical), so one of the primary 
MOSFETs is always turned on. If the converter is operating 
in Continuous Conduction Mode (CCM), diode D1 is 
directly biased all the time M1 is turned on while diode D2 is 
directly biased all the time MOSFET M2 is turned on. As a 
consequence, and taking into account that the volt·second 
balance in the magnetizing inductances of the transformers 
has to be maintained, the voltages of the input capacitors 
depend on the duty cycle: 
C1 gV (1 D)·V= −
, 
  (1)
C2 gV D·V=
, 
  (2)
where VC1 and VC2 are the voltages of the input capacitors 
C1 and C2, D is the duty cycle of MOSFET M1 and Vg is the 
input voltage. As can be seen, these voltages are different 
except when D=0.5. 
The static transfer ratio can be also obtained from the 
volt-second balance applied to the transformers [42]: 
o g
1 2
D·(1 D)V V ·
D 1 D
n n
−
=
−
+
, 
  (3)
 where Vo is the output voltage of the TTAHBC and n1 and 
n2 the turns ratios of the two transformers. Differentiating 
equation (3) it is possible to obtain the value of D that 
maximizes the static transfer ratio: 
1
max
1 2
n
D
n n
=
+
, 
  (4)
and substituting (4) into (3) the value of that maximum static 
transfer ratio can be obtained: 
( )
o 1 2
2
g max 1 2
V n ·n
V n n
=
+ . 
  (5)
Fig. 2 shows the representation of equation (3) for 
different values of the ratio between n1 and n2 (X=n1/n2). 
Depending on this ratio, the maximum static gain is reached 
for a different value of Dmax, which is always higher than 0.5 
if n1 is higher than n2 (or equal to 0.5 when n1=n2). This 
represents one of the main advantages of this topology. It 
should be noted that n1 has to be modified in order to reach 
the same maximum static gain for different ratios n1/n2. 
Besides, the voltage withstood by the output rectifiers can 
also be tailored [31], allowing a better design to be made. 
III. SMALL SIGNAL ANALYSIS 
III.1. Calculation of transfer functions: output voltage-duty 
cycle and output voltage-input voltage 
The nomenclature followed in this paper is as follows: 
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Fig. 1. Schematic of the TTAHBC 
• Instantaneous quantities are represented with 
lower-case letters and as a function of time. E.g., 
ic1(t), vTR1(t). 
• Average quantities in a switching period are 
represented with the corresponding 
instantaneous quantities inside ‘<…>Ts’. E.g., < 
ic1(t)>Ts, < vTR1(t)>Ts. 
• Steady-state values of average quantities are 
represented with capital letters. E.g., Ic1, VTR1. 
• Small-signal perturbations of the average 
quantities are represented with lower-case letters 
with ^. E.g., îc1, TR 1vˆ . 
• Therefore, any average quantity is equal to the 
corresponding steady-state value plus the 
corresponding small-signal perturbation. E.g, 
<ic1(t)>Ts= Ic1+ îc1. 
Besides, this analysis is made assuming the following 
considerations: 
• The converter operates in Continuous 
Conduction Mode (CCM). 
• All components are ideal. For the sake of 
simplicity, none of the parasitic components are 
going to be considered in this analysis. 
Nevertheless, as their final influence may be 
relevant, the small-signal and large-signal circuit 
models (see section 0) will include these 
parasitic components as a way of taking its 
influence into account. 
• The effect of dead times is neglected. It should 
be highlighted that ZVS in this topology can be 
achieved by adding small dead times between 
the turning-off of one MOSFET and the turning-
on of the other. These dead times are very short 
and, as a consequence, they do not affect the 
small-signal analysis substantially. 
The equations used for carrying out the average 
techniques [47], [48] are obtained from Fig. 1. The 
following two equations can be obtained analysing the 
average voltage of the magnetizing inductances of the 
transformers: 
( )
o Ts
TR1 Ts Ts
1
o Ts
c2 Ts Ts
2
v (t)
v (t) · d(t)
n
v (t)
v (t) · 1 d(t)
n
= −
 
− − −  
 
, 
  (6)
( )o TsTR 2 Ts Ts
2
o Ts
c1 Ts Ts
1
v (t)
v (t) · 1 d(t)
n
v (t)
v (t) · d(t)
n
= − − +
 
+ −  
 
, 
  (7)
where vTR1(t) and vTR2(t) are the voltages applied to the 
transformers. From the inductors and the capacitors of the 
circuit: 
c1 Ts
c1 1Ts
d v (t)
i (t) C ·
dt
=
, 
  (8)
c2 Ts
c2 2Ts
d v (t)
i (t) C ·
dt
=
, 
  (9)
Lm1 Ts
TR1 m1Ts
d i (t)
v (t) L ·
dt
=
, 
  (10)
Lm2 Ts
TR 2 m2Ts
d i (t)
v (t) L ·
dt
=
, 
  (11)
where ic1 and ic2 are the currents of the input capacitors, C1 
and C2 their capacitance, vc1 and vc2 their voltages, Lm1 and 
Lm2 are the magnetizing inductances of the transformers, and 
iLm1 and iLm2 are their currents. 
Applying Kirchhoff’s current law and Kirchhoff’s 
voltage law to the circuit: 
c1 C c2Ts Ts Tsi (t) i (t) i (t)+ =
, 
  (12)
C Lm1 TR1Ts Ts Tsi (t) i (t) i (t)= + ,   (13)
C Lm2 TR 2Ts Ts Tsi (t) i (t) i (t)= −
, 
  (14)
g c1 c2Ts TsTs
v (t) v (t) v (t)= +
, 
  (15)
where iC is the current that goes to the input capacitors and 
iTR1 and iTR2 are the currents through the ideal transformers. 
Analysing the primary and the secondary side of the 
ideal transformers: 
TR1 1 D1Ts Tsi (t) n · i (t)= ,   (16)
TR 2 2 D2Ts Tsi (t) n · i (t)= ,   (17)
where iD1 and iD2 are the currents driven by the diodes D1 
and D2. 
Considering the output current as a variable of the 
system so that the analysis is independent from the kind of 
load connected to the output: 
o Ts
D o oTs Ts
d v (t)
i (t) i (t) C ·
dt
 
= +  
  , 
  (18)
where Co is the capacitance of the output capacitor and io(t) 
is the output current. 
Finally, two additional equations should be considered: 
D D1 D2Ts Ts Tsi (t) i (t) i (t)= +
, 
  (19)
( )C Lm2 Lm1Ts Ts Ts Ts Tsi (t) i (t) · d(t) i (t) · 1 d(t)= + −
. 
  (20)
The last equation is valid as long as the converter 
operates in CCM, which is one of the aforementioned 
assumptions. Besides, this equation is obtained considering 
that, due to the way this topology works, only one of the 
Fig. 2. Static gain for different values of X=n1/n2. Turns 
ratio n1 has been adjusted in each case in order to obtain the 
same maximum static gain. 
ideal transformers is driving current at the same time (i.e., 
either iTR1 or iTR2 is always equal to zero). 
Perturbing equations (6)-(20) and taking Laplace 
transforms, the following equations can be obtained: 
TR1 o
1 2 2
o c2 c2
1 2
1 1 1
ˆ ˆv v · D·
n n n
1 1
ˆ
ˆd· V · V v ·(1 D)
n n
  
= − + +  
   
  
+ − + − −  
   
, 
  (21)
TR2 o
2 1 2
o c1 c1
2 1
1 1 1
ˆ ˆv v · D·
n n n
1 1
ˆ
ˆd· V · V v ·D
n n
  
= − − +  
   
  
+ − + +  
   
, 
  (22)
c1 1 c1
ˆ
ˆi s·C ·v=
, 
  (23)
c2 2 c2
ˆ
ˆi s·C ·v=
, 
  (24)
TR1 m1 Lm1
ˆvˆ s·L ·i=
, 
  (25)
TR 2 m2 Lm2
ˆvˆ s·L ·i=
, 
  (26)
c1 C c2
ˆ ˆ ˆi i i+ =
, 
  (27)
C Lm1 TR1
ˆ ˆ ˆi i i= +
, 
  (28)
C Lm2 TR 2
ˆ ˆ ˆi i i= −
, 
  (29)
g c1 c2ˆ ˆ ˆv v v= +
, 
  (30)
TR1 1 D1
ˆ ˆi n ·i=
, 
  (31)
TR 2 2 D2
ˆ ˆi n ·i=
, 
  (32)
D O O O
ˆ ˆ
ˆi i C ·s·v= +
, 
  (33)
D D1 D2
ˆ ˆ ˆi i i= +
, 
  (34)
C Lm2 Lm2 Lm1 Lm1
ˆ ˆ ˆ ˆ ˆi i ·D d·I i ·(1 D) d·I= + + − −
. 
  (35)
With these equations, it is possible to obtain the 
control-to-output-voltage transfer function, the 
audiosusceptibility and the output impedance of the 
TTAHBC: 
g
O
0
vo _ d
vˆ 0
ˆi 0
G _ A G _ A G _ B G _ B
G _ A G _ A G _ B G _ B
vˆG (s)
ˆd
B (s)·N (s) N (s)·B (s)
M (s)·B (s) M (s)·B (s)
=
=
= =
+
= −
+
, 
  (36)
O
0
vo _ vg
ˆi 0g
ˆd 0
G _ A G _ C G _ D G _ B
G _ A G _ A G _ B G _ B
vˆG (s)
vˆ
B (s)·N (s) N (s)·B (s)
M (s)·B (s) M (s)·B (s)
=
=
= =
+
=
+
, 
  (37)
g
0
vo _ io
vˆ 0O
ˆd 0
1 G _ B
G _ A G _ A G _ B G _ B
vˆG (s)
ˆi
n ·B (s)
M (s)·B (s) M (s)·B (s)
=
=
= =
= −
+
, 
  (38)
where, 
1
G _ A t t
m2 2 m1
nD 1 DB (s) C ·s · C ·s
L ·s n L ·s
   
−
= + − +   
   
, 
  (39)
( )2 2
G _ B t
m1 m2
1 D DB (s) C ·s
L ·s L ·s
−
= + +
, 
  (40)
C1
G _ A L m 2 L m1
m2
C2
O d12
m1 m1 m2
D·VN (s) (I I )
L ·s
(1 D)·V 1 D DV ·n ·
L ·s L ·s L ·s
= − + +
 − −
+ + − 
 
, 
  (41)
C2 1 C1
G _ B
m1 2 m2
1
O d12
m1 2 m2
V n ·VN (s)
L ·s n ·L ·s
n1V ·n ·
L ·s n ·L ·s
= − +
 
+ + 
 
, 
  (42)
G _ A dd
m1 m2
1 D DM (s) n ·
L ·s L ·s
 
−
= − 
 
, 
  (43)
1
G _ B 1 O dd
m1 m2 2
n1 1M (s) n ·C ·s n · ·
L ·s L ·s n
 
= + + 
 
, 
  (44)
( )2
G _ C 2
m1
1 D
N (s) C ·s
L ·s
−
= +
, 
  (45)
( )2 1
G _ D 2
2 m1
1 Dn nN (s) C ·s·
n L ·s
−
−
= +
. 
  (46)
dd
1 2
D 1 D
n
n n
−
= +
, 
  (47)
d12
1 2
1 1
n
n n
= −
, 
  (48)
t 1 2C C C= +
. 
  (49)
1 2
Lm2 Lm1 O
1 2
n ·nI I ·I
n ·(1 D) n ·D− = − + .   (50)
Hence: 
0 vo _ d vo _ vg g vo _ io O
ˆ ˆ
ˆ ˆv G (s)·d G (s)·v G (s)·i= + +
. 
  (51)
Considering that the load connected to the output will 
present its own transfer function, Gload(s), which relates 
output voltage and output current: 
0
0 vo _ d vo _ vg g vo _ io
load
vˆ
ˆ
ˆ ˆv G (s)·d G (s)·v G (s)·
G (s)= + +
. 
  (52)
Therefore: 
vo _ d vo _ vg
0 g
vo _ io vo _ io
load load
G (s) G (s)
ˆ
ˆ ˆv ·d ·v
G (s) G (s)
1 1
G (s) G (s)
= +
   
− −   
   
. 
  (53)
In order to go in depth in the analysis of the TTAHBC, 
a pure resistive load [Gload(s)=R] is going to be considered 
as example and the corresponding transfer functions will be 
obtained, using them for analysing the main parameters that 
contribute to the resonances that will appear in the transient 
response. With equation (53), and nulling the perturbed 
value of vg, it is possible to obtain the transfer function 
Gvo_d(s) between the output voltage and the control variable 
(i.e., the duty cycle): 
g
0
vo _ d
vˆ 0
3 2
A B C D
dd 4 3 2
A B C D E
vˆG (s)
ˆd
s ·N s ·N s·N N
n ·R·
s ·M s ·M s ·M s·M M
=
= =
+ + +
=
+ + + +
, 
  (54)
being, 
d12
A m1 m2 t L m 2 L m1
dd
nN L ·L ·C ·(I I )·
n
= −
, 
  (55)
( ) ( )B t m1 c1 o d12 m2 c2 o d12N C · L · V V ·n L · V V ·n= − − +  
, 
  (56)
L m 2 L m1
C m2 m1
dd 1 2
I I 1 D DN · L · L ·
n n n
 − −
= − 
  , 
  (57)
( ) ( )D c1 o d12 c2 o d12N (1 D)· V V ·n D· V V ·n= − − − +
, 
  (58)
A m1 m2 t oM L ·L ·C ·C ·R=
, 
  (59)
B m1 m2 tM ·L ·L ·C=
, 
  (60)
( )( )22 2C o m1 m2 t t ddM R· C · L ·D L · 1 D L ·C ·n = + − + 
, 
  (61)
( )22D m1 m2M L ·D L · 1 D= + −
, 
  (62)
2
E ddM n ·R= ,   (63)
t m1 m2L L L= +
, 
  (64)
Nulling the perturbed value of d, the transfer function 
Gvo_vg(s) between the input and the output voltage can be 
obtained: 
[ ]
0
vo _ vg
g ˆd 0
2
m1 2 m 2 1
dd 4 3 2
A B C D E
vˆG (s)
vˆ
s · L ·C ·D L ·C ·(1 D) D·(1 D)
n ·R·
s ·M s ·M s ·M s·M M
=
= =
+ − + −
=
+ + + +
, 
  (65)
The denominator of (54) and (65) and the numerator of 
(54), which are fourth- and third-order equations, will be 
simplified in section III.3. Before, the analysis of the output 
voltage-duty cycle transfer function will be presented. 
III.2. Analysis of the transfer function Gvo_d(s) 
The analysis of Gvo_d(s) is fundamental in order to 
design the TTAHBC and its closed-loop controller. The 
location of the poles and zeros of (54) in the complex plane 
s=σ+j·ω is shown in Fig. 3 for the whole duty cycle range 
(from Dmin=0 to Dmax=0.633 in this design example). As can 
be seen, the transfer function presents two pairs of complex 
poles and three zeros, one of them always located in the 
right half-plane (adding complexity when designing the 
closed-loop controller). Besides, this zero is always real and, 
for low values of D, its value is considerably higher than 
2·105 (therefore, not shown in Fig. 3). Although the precise 
location of poles and zeros depends not only on the value of 
the duty cycle, but also on other parameters (Lm1, Lm2, Vg, 
etc.), it is possible to analyse the example shown in Fig. 3 in 
order to explain some useful hints for the design of any 
TTAHBC (in the next section, the simplified expression of 
Gvo_d(s) will allow us to precisely determine which are the 
main variables that determine the location of each pole and 
zero). The system pole-zero patterns corresponding to two 
specific situations of the previously mentioned example 
(D=0.2 and D=0.5) are presented in Fig. 4. With these 
patterns, it is possible to determine the bode plots of the 
converter (see Fig. 5) when the duty cycle is equal to 0.2 and 
when is equal to 0.5. In these bode plots, the resonance 
frequency, the peak value of the resonances, the slopes, the 
phase, etc. can be obtained attending to the value of σ and 
j·ω of each pole and zero. 
If the duty cycle is limited to low values (see Fig. 4 
when D=0.2), the moduli (or magnitudes) of the three zeros 
are higher than the moduli of the four poles. Besides, poles 1 
and 2 have the same modulus, whose value is higher than 
the one corresponding to poles 3 and 4. Therefore, the -40 
dB/dec slope introduced by poles 3 and 4 in the bode plot 
Fig. 3. Location of poles and zeros for a TTAHBC. Lm1=280 µH, Lm2=3800 
µH, Vg=300 V, Co=6×4.7 µF, n1=1.085, n2=0.366, C1=C2=270 nF, R=30 Ω 
Fig. 4. System pole-zero pattern when D is equal to 0.2 (left) and to 0.5 
(right). 
makes the resonance due to poles 1 and 2 reaching a lower 
gain (see Fig. 5a) and, as a consequence, it has a lower 
impact on the design of the controller and on the stability. 
Nevertheless, it should be noted that one of the main 
advantages of the topology (reaching duty cycles higher than 
0.5) has been lost in this case. 
When the duty cycle increases, the complex zeros 
become real (see Fig. 4 when D=0.5). Besides, the moduli of 
zeros 1 and 2 decreases and become lower than the modulus 
of poles 1 and 2. Besides, the modulus of poles 3 and 4 is 
nearly unchanged while the modulus of poles 1 and 2 
becomes smaller. As a consequence (see Fig. 5b), the -40 
dB/dec introduced by poles 3 and 4 is partially cancelled by 
the +40 dB/dec slope introduced by zeros 1 and 2 (one of 
them located in the right half-plane). Therefore, the 
resonance due to poles 1 and 2 reaches a higher gain. 
Moreover, this resonance is located at a lower frequency 
and, consequently, its effect on stability is even worse. 
Although this situation may seem to be considerably worse 
than the previous one, the duty cycle is closer to Dmax, taking 
advantage of an extended duty cycle range. 
III.3. Simplification of Gvo_d(s) 
The analysis of (54) (i.e., Gvo_d(s)) in order to determine 
the influence of each parameter on stability and on the 
design of the regulator is not easy as has been shown in the 
previous section. The use of these equations for 
implementing an adaptive controller or an observer is not 
easy either due to limitations in computing power in 
standard microcontrollers of FPGAs. The denominator of 
(54) is a fourth-degree (quartic or biquadratic) equation 
whose solution is not easy to obtain by analytical methods 
(i.e., Ferrari’s solution). In (65), the transfer function also 
presents the same four poles and, as a consequence, the 
same problem. Due to the topology of the standard AHBC, 
with just one transformer and one output inductor, it was 
possible to divide the denominator into two second-order 
equations, one defined by the output filter and the other one 
defined by the input capacitors and the magnetizing 
inductance of the transformer. Therefore, it was possible to 
obtain the poles by analytical methods and analyse all the 
possible situations [37]. Nevertheless, in the case of the 
TTAHBC, this is not possible. During D·T, energy is stored 
in one of the magnetizing inductances (Lm2) and, at the same 
time, the other one (Lm1) transfers its energy to the output. 
During (1-D)·T, the first inductance (Lm2) is the one to 
transfer energy to the output while the second one (Lm1) 
stores energy (i.e., they can be considered as the “false 
transformer” of a Flyback). Therefore, it is not possible to 
analytically split the denominator because the magnetizing 
and demagnetizing processes of one transformer affect the 
other. 
Nevertheless, the denominator of (54) and (65) can be 
strongly simplified by non-analytical methods paying 
attention to the relevance of each addend (e.g., MA·s4 or 
MC·S2) around the frequency of each double pole. As a 
consequence, the denominator of (54) and (65) can be 
rewritten as: 
4
m1 m2 t opoles1 2
2 2
o D t t dd
Den(s) s ·L ·L ·C ·C ·R
s ·R· C ·L L ·C ·n
−
= +
 + + 
, 
  (66)
for frequencies around the frequency of the first double pole, 
at which the terms in s3, s1 and s0 can be neglected. Around 
the frequency of the second double pole, the terms in s4, s3 
and s1 can be disregarded and, therefore: 
( )2 2 2t t dd 0 D ddpoles3 4Den(s) s ·R· L ·C ·n C ·L R·n− = + +
, 
  (67)
where LD is: 
2 2
D m1 m2L L ·D L ·(1 D)= + −
. 
  (68)
The accuracy of this simplification will be shown later. 
As can be seen, the denominator is now presented as two 
independent equations which can be easily solved. 
Therefore, poles can be easily obtained from (66) and (67), 
which can be used also in adaptive controllers and 
observers: 
Fig. 5. Bode plots for the proposed TTAHBC (same conditions as Fig. 3). a) D=0.2; b) D=0.5. 
1 2
2
t t dd 0 D
Poles
m1 m 2 0 t
L ·C ·n C ·L
s j·
L ·L ·C ·C−
+
= ±
, 
  (69)
3 4
2
dd
Poles 2
t t dd 0 D
n
s j·
L ·C ·n C ·L−
= ±
+
. 
  (70)
Each of these equations provides a pair of the four 
poles that equations (54) and (65) present. Besides, this 
result can be even more simplified attending to the quotient: 
2
t t dd
s
0 D
L ·C ·n
K
C ·L
=
. 
  (71)
If Ks<<1, equations (69) and (70) can be rewritten as: 
1 2
D
Poles
m1 m2 t
L
s j·
L ·L ·C−
= ±
, 
  (72)
3 4
2
dd
Poles
0 D
n
s j·
C ·L−
= ±
. 
  (73)
On the other hand, when Ks>>1, equations (69) and 
(70) are rewritten as: 
1 2
2
t dd
Poles
m1 m2 0
L ·n
s j·
L ·L ·C−
= ±
, 
  (74)
3 4Poles
t t
1
s j·
L ·C−
= ±
. 
  (75)
Although equations for both cases are provided (i.e., 
Ks>>1 and Ks<<1), it should be mentioned that standard 
designs of a TTAHBC normally imply a value of Ks lower 
than 1 (see Annex I). Therefore, many times (72) and (73) 
may be used in order to ease the calculation of the poles. 
Paying attention to these equations, it is possible to 
summarize the following: 
• The TTAHBC always presents complex poles. 
As a consequence, the bode plots of Gvo_d(s) and 
Gvo_vi(s) present two resonances located at 
frequencies that can be easily calculated with 
(72) and (73). 
• One pair of complex poles is due to the 
resonance between Lm1 and Lm2 with the input 
capacitance Ct. 
• The other pair of complex poles is due to the 
resonance between the magnetizing inductance 
of the transformers and the output capacitor. 
• The location of the poles is not affected by the 
output load. 
• The location of the poles, on the other hand, is 
affected by the duty cycle D. Nevertheless, this 
influence is very slight in comparison to the 
influence of D in the location of the zeros, as can 
be seen in Fig. 3, Fig. 4 and Fig. 5. Poles 3-4 are 
nearly unaffected while poles 1-2 change their 
location, although they are always located at a 
frequency higher than poles 3-4. On the other 
hand, zeros 1 and 2 move from a frequency 
higher than poles 1-2 to a frequency located 
between the two pair of complex poles. Zero 3 
moves from a frequency close to the complex 
pole 1-2 to a frequency even higher. 
Regarding numerators, the one of equation (65) is a 
simple second-order equation that does not need 
simplification. Nevertheless, the numerator of equation (54) 
is a third-order equation which can be simplified by means 
of a method similar to the one used for obtaining equations 
(66) and (67). At frequencies around zeros 2 and 3, the 
terms in s3 and s1 can be disregarded: 
( ) ( )
( ) ( )
zeros2 3
2
t m1 c1 o d12 m 2 c2 o d12
c1 o d12 c 2 o d12
Num(s)
s ·C · L · V V ·n L · V V ·n
(1 D)· V V ·n D· V V ·n
−
=
= − − + +  
+ − − − + . 
  (76)
In the same way, the terms in s1 and s0 can be 
disregarded at frequencies around the zero located in the 
right half plane 
( ) ( )
3 d12
m1 m2 t m 2 m1zero1
dd
2
t m1 c1 o d12 m2 c2 o d12
nNum(s) s ·L ·L ·C ·(I I )·
n
s ·C · L · V V ·n L · V V ·n
= − +
+ − − +  
. 
  (77)
Therefore: 
( ) ( )
( ) ( )2 3
c1 o d12 c2 o d12
Zeros
t m1 c1 o d12 m 2 c2 o d12
(1 D)· V V ·n D· V V ·n
s j·
C · L · V V ·n L · V V ·n−
− − − +
= ±
− − +  
, 
  (78)
( ) ( )
1
m 2 c2 o d12 m1 c1 o d12
Zeros
d12 1 2
m1 m 2 O
dd 1 2
L · V V ·n L · V V ·n
s
n n ·nL ·L · · ·I
n n ·(1 D) n ·D
+ − −
=
− +
. 
  (79)
It should be taken into account that these equations do 
not depend on KS. As can be seen: 
• szero1, which is the one located in the right half-
plane, does not depend on either the input 
capacitor (Ct) or the filter capacitor (C0), as 
occurs in any Boost or Flyback converter. 
• szeros2-3 does not depend on the output capacitor 
but only on the input capacitors (apart from the 
magnetizing inductances of the transformers). 
In order to analyse the accuracy of the simplified 
equations, Table 1 shows the location of poles and zeros 
according to (54), (72) and (73). In the first four examples, 
the output capacitor CO is lower or the input capacitors (C1 
and C2) are higher than the values resulting from a standard 
design. These four examples can be then considered as the 
worst possible situation for the validity of the simplified 
equations as KS is not significantly lower than one. It can be 
seen that the approximation provided by the simplified 
equations is still accurate (the error is always lower than 
10%). In the fifth example, the value of CO is higher in 
comparison to the second example and, as a consequence, 
KS is considerably lower than one, obtaining a higher degree 
of accuracy in the calculation of the poles frequency. 
It should be mentioned that the Bode plots shown in 
Fig. 5 are obtained by using equation (54) and, therefore, 
without considering the effect of the parasitic components, 
which tend to attenuate the effects of the resonances. Hence, 
using this equation, or the simplified ones, for designing the 
compensator adds a security factor from the stability point 
of view, but also implies a non-real situation which tends to 
drastically reduce the attainable bandwidth. Therefore, 
before suggesting a possible guideline for the design of the 
compensator, closer-to-real transfer functions will be 
provided in the next section as they take into account the 
main parasitic components that affect the TTAHBC: the 
parasitic resistors of the transformers and the RDSON of the 
MOSFETs. 
 
 
 
 
IV. AVERAGE LARGE-SIGNAL AND SMALL-SIGNAL 
EQUIVALENT CIRCUITS. 
Due to the principle of operation explained in section 
II, it is possible to define the two circuits (see Fig. 6) that 
define the TTAHBC during D·T and during (1-D)·T. With 
these two circuits, it is possible to obtain the average large-
signal and small-signal equivalent circuits of the TTAHBC, 
which are shown in Fig. 7 and Fig. 8 respectively. As has 
been said, the main advantage of these circuits is that it is 
very easy to include parasitic components and analyse their 
effect on the dynamics of the system. The series resistors of 
the transformers and the RDSON of the MOSFETs have been 
included (Rm1 and Rm2) as they are the more relevant 
parasitic components of the proposed design. Nevertheless, 
others could be added, such as the parasitic resistor and 
parasitic inductance of the capacitors. 
The analysis of the circuit shown in Fig. 8 leads to the 
following transfer functions: 
p _ A p _ A p _ B p _ B
vo _ d
dd p _ A p _ A p _ B p _ B
N (s)·B (s) B (s)·N (s)1G (s) ·
n M (s)·B (s) B (s)·M (s)
−
=
+
, 
  (80)
p _ C p _ A p _ C p _ D
vo _ vg
dd p _ C p _ A p _ C p _ D
N ·B (s) B (s)·N (s)1G (s) ·
n M (s)·B (s) B (s)·M (s)
−
=
+
, 
  (81)
where, 
p _ A p _ B m2 p _ CN (s) V (s) Z (s)·I ·(1 D)= − −
, 
  (82)
p _ A m1 tB (s) 1 D s·Z (s)·C= − +
, 
  (83)
p _ B m2 tB (s) D s·Z (s)·C= +
, 
  (84)
p _ B p _ A p _ C m1N (s) V (s) D·I ·Z (s)= +
, 
  (85)
Table 1. Poles and zeros location for different designs with the complete equations and with the simplified ones. 
Design Ks 
fPoles (Hz) 
equation (54) 
fPoles (Hz) 
equations 
(72) (73) 
Error 
fpoles 
(%) 
fZeros (Hz) 
equation (54) 
fZeros (Hz) 
equations 
(78) (79) 
Error 
fzeros 
(%) 
Vo=48 V, P=60 W, Vg=300 V 
Lm1=280 µH, Lm2=3800 µH, Co=6×4.7 µF, 
n1=1.085, n2=0.366, C1=C2=270 nF, D=0.5 
0.256 
1564 
1564 
7349 
7349 
1714 
1714 
6706 
6706 
9.5 
9.5 
8.7 
8.7 
3730 
4123 
45680 
3939 
3939 
45390 
5.6 
4.4 
0.6 
Vo=600 V, P=60 W, Vg=300 V 
Lm1=280 µH, Lm2=3800 µH, Co=0.20 µF, 
n1=13.51, n2=4.5, C1=C2=270 nF, D=0.5 
0.237 
1515 
1515 
7301 
7301 
1649 
1649 
6706 
6706 
8.8 
8.8 
8.1 
8.1 
3830 
4118 
58480 
3981 
3981 
58190 
3.9 
3.3 
0.5 
Vo=48 V, P=300 W, Vg=300 V 
Lm1=250 µH, Lm2=1000 µH, Co=6×22 µF, 
n1=1.085, n2=0.366, C1=C2=1500 nF, D=0.5 
0.303 
1346 
1346 
3456 
3456 
1432 
1432 
3249 
3249 
6.3 
6.3 
6.0 
6.0 
5750 
5750 
4167 
5660 
5660 
4301 
1.5 
1.5 
3.2 
Vo=600 V, P=300 W, Vg=300 V 
Lm1=250 µH, Lm2=1000 µH, Co=1 µF, n1=13.51, 
n2=4.5, C1=C2=1500 nF, D=0.5 
0.263 
1265 
1265 
3425 
3425 
1334 
1334 
3249 
3249 
5.5 
5.5 
5.1 
5.1 
5784 
5784 
4230 
5821 
5821 
4176 
0.6 
0.6 
1.3 
Vo=600 V, P=60 W, Vg=300 V 
Lm1=280 µH, Lm2=3800 µH, Co=1 µF, n1=13.51, 
n2=4.5, C1=C2=270 nF, D=0.5 
0.047 
725 
725 
6824 
6824 
737 
737 
6706 
6706 
1.6 
1.6 
1.7 
1.7 
3830 
4118 
58480 
3981 
3981 
58190 
3.9 
3.3 
0.5 
Fig. 6. Operational stages of the TTAHBC that lead to the small- and large signal models; a) during D and b) during 1-D. 
Fig. 7. Average large-signal model of the TTAHBC with the most-relevant parasitic components. 
p m2
p _ A
p
Z (s) Z (s)·(1 D)
M (s)
Z (s)
+ −
=
, 
  (86)
p m1
p _ B
p
Z (s) Z (s)·D
M (s)
Z (s)
+
=
, 
  (87)
p _ CN D·(1 D)= −
, 
  (88)
p _ C m1 m2B (s) Z ·D Z ·(1 D)= − −
, 
  (89)
p _ D 1N (s) s·C ·(1 D)= −
, 
  (90)
p m2
p _ C
p
Z (s) Z (s)·(1 D)
M (s)
Z (s)
+ −
=
, 
  (91)
p t
p _ D
p
D·(1 D) s·Z (s)·C
M (s)
Z (s)
− −
=
, 
  (92)
m1 m1 m1Z (s) s·L R= +
, 
  (93)
m2 m2 m2Z (s) s·L R= +
, 
  (94)
0
RZ(s)
1 s·C ·R
=
+
, 
  (95)
L m1 m1
p _ A g o 12
I ·Z (s)V (s) V ·D V ·n
1 D
= + −
− , 
  (96)
L m 2 m2
p _ B g o 12
I ·Z (s)V (s) V ·(1 D) V ·n
D
= − − +
, 
  (97)
L m1 L m 2
p _ C L m 2 L m1 12 dd
I II (I I )·n ·n
1 D D
 
= − − + 
− 
. 
  (98)
( )m _1 TR _1 TR _ 2 DSON _ 2R R R R ·(1 D)= + + −
, 
  (99)
( )m _ 2 TR _1 TR _ 2 DSON _1R R R R ·D= + +
, 
  (100)
where RTR_1 and RTR_2 are the series resistance of the 
transformers (referred to their primary side) and RDSON_1 and 
RDSON_2 are the parasitic resistance of the primary 
MOSFETs. It should be highlighted that due to the principle 
of operation of the TTAHBC, RDSON_1 is included in the 
equation that defines Rm_2 and vice versa. Normally, dead 
times are very short and they can be disregarded in the 
small-signal analysis. If they have to be taken into 
consideration, they can be modeled as loss-free resistors that 
should be included in series with Rm_1 and Rm_2. It should be 
said that the value of these resistors is not easy to calculate 
and is out of the scope of this paper. Besides, dead times are 
typically negligible in comparison to switching period. 
The comparison of both transfer functions, with and 
without parasitic components, is shown in Fig. 9. As can be 
seen, the frequency location of poles and zeros is not 
affected but the peak value of the resonances is attenuated. 
The validation of the proposed models and transfer 
functions is carried out by both, simulation and experimental 
results. The latter are shown in section VI. In this section, 
the simulation results obtained using PSim® software will 
be discussed. In these results, the transient response of the 
simulated real TTAHBC (i.e., switching model) is going to 
be compared with the one obtained with the average large-
signal model. In both models, the parasitic components have 
been included. The TTAHBC that is going to be tested is 
designed for an input voltage of 400 V. The nominal output 
voltage is around 48 V. The turns ratios of both transformers 
Fig. 9. Comparison between the two models, with and without parasitic components (same conditions as Fig. 3 and D=0.5). 
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Fig. 8. Small-signal model of the ATHBTT with the most-relevant parasitic components. 
are 1.085 and 0.366 and Dmax is equal to 0.633. The 
magnetizing inductances of the transformers are 280 µH and 
3800 µH. The input capacitors have a capacitance of 270 nF 
and the output capacitor has a capacitance of 6×4.7 µF. The 
switching frequency is 100 kHz. 
As can be seen in Fig. 10, the accuracy obtained for a 
duty cycle step, an input-voltage step and a load step 
(obviously, the three of them in open-loop) is high, even 
when the parasitic components are taken into account in 
both models. 
V. DESIGN OF THE CLOSED-LOOP CONTROLLER. USEFUL 
HINTS. 
The main purpose of this paper is providing the 
TTAHBC small-signal analysis so it can be directly used in 
any project in which the TTAHBC is going to be used and 
its close-loop controller has to be designed. Providing a full 
design guideline of a specific or optimum closed-loop 
controller is out of the scope of this paper due to the large 
variety of controllers and its specific target performance 
depending on the final application. Nevertheless, it is 
possible to provide some general useful hints paying 
attention to the small-signal analysis of the TTAHBC, so it 
can be seen the influence of the parameters of the TTAHBC 
in stability. 
The TTAHBC presents a bode plot with two 
resonances (as shown in Fig. 5 and Fig. 9). Therefore, a 
type-3 regulator (three poles, one of them in the origin, and 
two zeros) may be a suitable option if the maximum 
bandwidth has to be obtained [37] (however, this is not 
always possible and that is the reason for not proposing a 
specific design guideline). When designing any regulator, 
the following hints should be taken into account (see Fig. 
11, where H(s) is the transfer function for the controller and 
the corresponding sensor of the output voltage): 
• The two zeros of the regulator should be placed 
at frequencies around the first complex pole of 
the TTAHBC (see (62), (72) or (74)). In this 
way, the 180º phase lag of this double pole is 
compensated by the phase boost introduced by 
the two zeros. The key point is taking into 
account that this poles location is nearly not 
affected by variations in the duty cycle, as has 
been mentioned before. Hence, the location of 
the zeros is straightforward. 
• The two poles of the controller are normally 
placed at the lowest of the following frequencies: 
o The frequency of the second resonance 
of the TTAHBC. 
o The frequency of the zeros of the 
controller plus one decade. 
o In both cases, the main purpose is 
obtaining the maximum advantage of 
the phase boost introduced by the two 
zeros of the controller. In the first case, 
this is achieved by not introducing a 
phase lag until the second resonance is 
reached (which introduces a -180o 
phase lag that limits the maximum 
attainable bandwidth). In the second 
case, by letting the phase boost 
introduced by the zeros of the controller 
reaching its maximum value (i.e., 
+180o). It should be taken into account 
that, in many designs, the difference 
between the frequency of the first 
resonance (poles 3-4) and the frequency 
of the second one (poles 1-2) is always 
lower than one decade. Therefore, the 
two poles of the controller should be 
located close to the second resonance. 
Besides, the location of the zeros may 
imply a small modification of the 
location of the two poles of the 
controller in order to obtain optimum 
results. 
• The zero located in the right-half plane should be 
taken into account as the bandwidth of the 
control loop should be always lower than the 
frequency at which this zero is located. 
• The gain is adjusted in order to have the desired 
bandwidth under stability conditions. Here, the 
complex transfer function of the TTAHBC does 
not lead to any specific hint or recommendation. 
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Fig. 10. Comparison of the transient responses of the simulated real model and the simulated average model for a: a) 5% input voltage step; b) 5% 
duty cycle step; and c) 5% load step. The three simulations are carried out considering parasitic components. 
To sum up, when designing the closed-loop controller, 
designers should take into account the following: 
• Poles location in the TTAHBC bode plot is 
nearly not affected by the load. 
• Both resonances are normally close to each other 
(lower than one decade). 
• The influence of the zeros should be considered. 
• The influence of the zero located in the right-half 
plane is especially important as it limits the 
maximum bandwidth attainable by the control 
loop. 
Actually, the use of a type-1 compensator may be also 
necessary even when using the model including parasitic 
components. The reason can be found in Fig. 11. As can be 
seen, the phase margin is 45º approximately. This leads to a 
stable and valid design. Nevertheless, due to the second 
resonance (double pole) and the zeros, when the phase is 
equal to -180º, the gain is lower than 0 dB (i.e., theoretically 
stable) but is close to this value. Depending on the 
requirements, this may imply a non-valid design for 
industrial purposes. Hence, a more conservative (i.e., with 
smaller bandwidth but larger gain margin) design may be 
necessary, making the type-1 compensator as useful as the 
type-3 one. Finally, Fig. 11 also includes the Bode plot 
GVo_d_exp(s)·H(s), which is the loop gain of the prototype 
presented in the next section when the proposed controller is 
used. 
VI. EXPERIMENTAL RESULTS 
A prototype has been built and tested in order to 
analyse the accuracy of the proposed model (Fig. 12). The 
prototype is a 60-W TTAHBC with a nominal input voltage 
of 400 V and a nominal output voltage of 48 V. Table 2 
shows the other characteristics of the prototype. 
Table 2. Prototype summary. 
Design parameters Value 
Vin 400 V 
VO 48 V 
VO ripple 4% 
Pout 60 W 
Switching frequency 100 kHz 
Transformer 1 Value 
Core ETD34 
n1 1.085 
RTR_1 0.3 Ω 
Leakage inductance 3 µH 
Magnetizing inductance (Lm1) 305 µH 
Transformer 2  
Core ETD34 
n2 0.366 
RTR_2 1 Ω 
Leakage inductance 6 µH 
Magnetizing inductance (Lm2) 3460 µH 
Semiconductors Value 
MOSFETs STP12N65 
Diodes MBRS3200T3G (Schottky) 
Capacitors Value 
C1 270 nF (MKP) 
C2 270 nF (MKP) 
CO 
6×4.7 µF (MKP) 
(in parallel) 
The comparison between the experimental results and 
those predicted by the average large-signal model are shown 
in Fig. 13. As can be seen, the accuracy is high and, more 
important, the parasitic components included in the model 
proposed in section 0 have proven to be the most relevant 
ones in order to achieve a high degree of accuracy. It should 
be taken into account that in the duty cycle step and the load 
step, there is a small previous transitory caused by the 
contact bounce in the mechanical switches used to generate 
the steps. These contact bounces could even be modelled as 
an additional load or duty-cycle step. Besides, it should be 
highlighted that, in certain TTAHBC designs, if the dead 
times introduced in order to achieve ZVS are too long, it 
might be necessary to add an additional loss-free resistor in 
order to take into account and to model the effect of these 
dead times, as explained in [49]. In broad outline, its 
purpose is taking into consideration the output voltage 
reduction caused by these dead times, bearing in mind that 
they do not generate losses. 
Finally, Fig. 14 shows the comparison of the Bode plot 
obtained from the prototype using a HP 3589A spectrum 
analyser with the Bode plot obtained using the equations 
presented in section III (small-signal model) and the 
equations presented in section 0 [small-signal model (with 
parasitic components)]. As can be seen, the resonant 
frequencies are perfectly fitted. Moreover, both sets of 
equations (equations of section III and equations of section 
0) have been independently obtained and, as consequence, 
the fact that they fit helps to validate the proposed models. It 
should be noted that there is a small difference in the gain of 
the first resonance between the small-signal model and the 
experimental results. Nevertheless, this difference is 
completely cancelled when the parasitic resistance of 
MOSFETs and transformers are considered. Finally, the 
Bode plots of GVo_Vi(s) and GVo_io(s) are presented in Annex 
II. 
Fig. 11. Bode plot of Gvo_d(s), the compensator H(s) and 
Gvo_d(s)·H(s). 
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Fig. 12. Photo of the 60-W prototype, 
VII. CONCLUSIONS 
The TTAHBC allows the duty cycle range to be wider, 
this being the big difference in comparison to the standard 
AHBC. Nevertheless, it still has a complex transfer function 
that needs to be wisely analysed in order to develop 
successful designs. In fact, the transfer functions of the 
TTAHBC are more complex than the transfer functions of 
the standard AHBC due to the impossibility of easily 
separate the effect of the magnetizing inductance of each 
transformer (i.e., their operation is interrelated). 
The small-signal analysis of the TTAHBC shows that it 
presents four poles (two resonances). The quartic equation 
that leads to these four poles can be simplified as explained 
in this paper in order to obtain two simpler equations. These 
equations show that one pair of poles is due to the resonance 
between the magnetizing inductances of the transformers 
and the input capacitors. The other pair of poles is due to the 
resonance between the same inductances and the output 
capacitor. These equations also show that the influence of 
the duty cycle in the location of the poles is low and that the 
influence of the load can be neglected. Regarding the zeros, 
the TTAHBC presents three zeros, one of them located in 
the right half-plane and independent from the input and 
output capacitors, duty cycle and load. The other two zeros 
are independent from the output capacitor and the load, but 
they still depend on the input capacitor and the duty cycle. 
Obviously, all the zeros depend on the magnetizing 
inductances of the transformers. 
The design of the closed-loop controller of the 
TTAHBC is as complex as in the standard AHBC. The use 
of complex controllers is mandatory in order to overcome 
the inherent problem of having two resonances (close to 
each other) and a zero in the right half-plane. Obviously, it 
is possible to use a simple controller if increasing the 
bandwidth is not a strong requirement. Besides, the model 
that includes parasitic components allows a more precise 
design to be obtained (i.e., higher bandwidth). 
Finally, it should be mentioned that all the theoretical 
results has been validated by means of simulation and, also, 
by means of a 60-W prototype. 
ANNEX I 
For understanding why Ks is usually, but not always, 
lower than 1, it has to be taken into account that the 
necessary capacitor for keeping the voltage ripple under a 
desired limit is as follows: 
2
PC
2·2· ·f·V ·Rpp
=
pi
, 
  (101)
where P is the power, V is the voltage of the capacitor, Rpp 
is the desired ripple in the voltage and f is the frequency of 
the ripple. 
Considering a 100% efficiency, the input power and the 
output power are equal. Therefore: 
2
t O O
2
O g t
C V ·Rpp
C V ·Rpp
=
. 
  (102)
Admitting that the desired ripple in the input capacitors 
is equal to the ripple in the output capacitor (which is a very 
conservative approach, as will be explained later): 
Fig. 13. Comparison between the experimental prototype and the proposed 
model for a a) input-voltage step, b) duty cycle step and c) load step. In the 
three snapshots, the 48 V level is highlighted. 
Fig. 14. Comparison of the Bodes obtained with the prototype and the 
small-signal model proposed in the paper. 
2
t O
2
O g
C V
C V
=
. 
  (103)
Besides, the static gain transfer function of the 
TTAHBC leads to the following equation (see (3)): 
o
g dd
V D·(1 D)
V n
−
=
. 
  (104)
Also, Ks can be expressed as: 
( )
2
t t m1 m2 t dd
s 2 2
0 D 0 m1 m2
L ·C (L L )·C ·n
K
C ·L C · L ·D L ·(1 D)
+
= =
+ −
. 
  (105)
Considering (103) and (104), (105) can be rewritten as: 
( )
2 2 2
m1 m2 dd
s 22 2
ddm1 m2
2 2 2 2
m1 m2
2 2
m1 m2
(L L )·n D ·(1 D)K ·
nL ·D L ·(1 D)
L ·D ·(1 D) L ·D ·(1 D)
L ·D L ·(1 D)
+ −
= =
+ −
− + −
=
+ −
. 
  (106)
Paying attention to the different addends of (106), the 
following inequations can be obtained: 
2 2 2
m1 m1L ·D L ·D ·(1 D)> −
. 
  (107)
2 2 2
m2 m2L ·(1 D) L ·D ·(1 D)− > −
. 
  (108)
Adding inequations (107) and (108): 
2 2
m1 m2
2 2 2 2
m1 m2
L ·D L ·(1 D)
L ·D ·(1 D) L ·D ·(1 D)
+ − >
> − + −
. 
  (109)
This inequation shows that the denominator of (106) is 
always higher than its numerator. Therefore, it can be 
concluded that: 
sK 1<
. 
  (110)
Obviously, some particular designs may require higher 
values of Ct and lower values of CO, leading to designs in 
which KS is close to or is even higher than unity. In such a 
case, the equations without the simplification, or even the 
simplified ones for the case KS>1 may be used. 
Nevertheless, it should be said that increasing the value of 
C1 and C2 above the necessary value has an important 
drawback. As can be seen from equations (1) and (2), any 
variation in the duty cycle implies that the input capacitors 
has to change their voltage in order to maintain the 
volt·second balance in the transformers. As a consequence, 
energy is transferred from one capacitor to the other through 
the MOSFETs and the magnetizing inductances. If their 
capacitance is too high, the amount of energy is also too 
high and the current driven by the MOSFETs may become 
excessive, breaking them down. Therefore, in standard 
designs, the relative ripple in the input capacitors is higher 
than in the output one, reducing the ratio Ct/CO [see equation 
(102)]. This reduction leads to low values of Ks. 
ANNEX II 
In section VI, the GVo_d(s) Bodes obtained with the 
prototype and the small-signal model were compared. Due 
to the input voltage range, the Spectrum Analyzer could not 
be used for obtaining the Bode of the audiosusceptibility 
(GVo_Vi(s)) as any failure may lead to damage in the 
measurement equipment. Therefore, the output voltage was 
reduced to 100 V and the output voltage to 12 V (while 
keeping the output current with a value of around 1 A) in 
order to obtain the abovementioned Bode plot while 
observing the laboratory rules regarding safety operation of 
its equipment. In these new conditions, the magnetizing 
inductances were reduced to 150 and 900 µH. The other 
parameters (switching frequency, capacitances, etc.) were 
not modified. 
The comparison of the experimental results with the 
ones obtained with the small-signal model is presented in 
Fig. 15. As can be seen, the accuracy is very high. 
Moreover, this also implies that the proposed model has 
been tested in two different conditions. 
Finally, the output impedance was also obtained from 
the experimental prototype and compared with the one 
obtained with the small-signal model (see Fig. 16). 
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